Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Review CALC records + Optimize EVRE FPGA clock #46

Draft
wants to merge 16 commits into
base: master
Choose a base branch
from
Draft

Conversation

mmdonatti
Copy link
Collaborator

@mmdonatti mmdonatti commented Jun 17, 2024

Main goals

  • Done! Optimize EVR and EVE to monitor EVG clock via a callback (CPP option in INP field)
  • Done! Review CALC records using setpoint and readback values to compose a single register value.
  • Done! Remove download protocol commands and associated records.
  • Done! Review ioc boot cmds.
  • Change protocol interrupts to get in statements
  • Do we need 0.01 second SCAN? Apparently is only an heuristic warning. See here

Changed/Created/Deleted Records

EVG

EVR

EVE

FOUT

See #45 to track history!

@mmdonatti
Copy link
Collaborator Author

mmdonatti commented Jul 5, 2024

WARNING: current implementation breaks EVG init sequencer sncEVGSetup.stt. Solved!

@mmdonatti mmdonatti force-pushed the optim-calc branch 2 times, most recently from 7d17a63 to 025e434 Compare July 10, 2024 14:52
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant